SpectaReg¶
Legacy Wiki Page
This page was migrated from the old MoinMoin-based wiki. Information may be outdated or no longer applicable. For current documentation, see python.org.
SpectaReg is an Electronic System Level (ESL) development framework provided by PDTi that makes memory mapped registers (aka register-maps) really easy for chip development teams. SpectaReg provides a rich and intuitive user interface for specifying register-maps, and with a mouse click dependent design, testing and documentation deliverables are generated (Verilog, SystemVerilog, VHDL, C/C++, HTML, DocBook, DITA). Specifications are stored in the SPIRIT Consortium’s IP-XACT XML standard and the framework is extensible using Python.